

#### **User Registration**

Register today to create your account on Silabs.com. Your personalized profile allows you to receive technical document updates, new product announcements, "how-to" and design documents, product change notices (PCN) and other valuable content available only to registered users. <a href="http://www.silabs.com/profile">http://www.silabs.com/profile</a>

PCN Date: 10/29/2014		Effective Date: 2/4/2015		
Title: C8051F98x/9x Revision C				
Originator: Greg Hodgson	Phon	e: 512-532-5766	Dept: MCU & Wireless	
Customer Contact: Kathy Haggar	Phon	e: 512-532-5261	Dept: Sales	
PCN Type:				
□ Datasheet				
□ Product Revision				
	PCN	l Details		

#### Description of Change:

Silicon Labs is pleased to announce hardware revision C of the C8051F98x/F99x devices and revision 1.2 of the corresponding datasheet for these products, and hardware revision C of C8051F996 wafer sales and revision 1.2 of the corresponding datasheet.

Hardware revision C makes the following enhancements and modifications:

- 1. Changes the reset value of REVID SFR and REVID C2 will read 0x02 for Revision C instead of 0x01 for Revision B.
- 2. Eliminates a potential issue with the RTC after a sleep wake up in some applications. This behavior could occur when VBAT falls below 1.5V and the MCU was in sleep mode for ~100ms. If the behavior occurred, the RTC would either miss a clock period or change in frequency.
- 3. Improves the robustness of the device during VBAT ramp time that exceeds maximum datasheet specifications.
- 4. Adjusts the min, typ and max VDD brownout falling voltage threshold of the power on reset from 0.4V, 0.7V, and 1.0V respectively to 0.75V, 1.0V, and 1.3V respectively.

C8051F98x/9x datasheet revision 1.2 and C8051F996-C-GDI datasheet revision 1.2 updates the orderable part number to revision C along with other minor edits noted in the datasheet change notes. Two published errata and workarounds are now documented in the datasheet:

#### 1. Address 0x0000 of XRAM

On device reset, or upon waking up from Sleep mode, address 0x0000 of external memory may be overwritten by an indeterminate value. The indeterminate value is 0x00 in most situations.

2. POR Supply Monitor for supply voltages greater than 2.4 V Description: The POR Supply Monitor should not be disabled if the supply voltage is greater than 2.4 V.

After the effective date of this PCN, Silicon Labs reserves the right to deliver Revision C to customer ordering Revision B. Refer to Product Identification section of this PCN for details.



### Reason for Change:

C8051F98x/9x revision C release

C8051F98x/9x datasheet revision 1.2 release

C8051F996 revision C wafer sales release

C8051F996 datasheet revision 1.2 release

### Impact on Form, Fit, Function, Quality, Reliability:

The following functions are impacted:

- The reset value of REVID SFR and REVID C2
- Behavior with the RTC after a Sleep wake up has been fixed
- The robustness of the device is improved during VDD ramp time that exceeds maximum datasheet specifications.
- Adjusted VDD brownout falling voltage thresholds

#### Product Identification:

Revision B Existing OPN	Revision C Replacement OPN	Revision B Existing OPN	Revision C Replacement OPN
C8051F980-GM	C8051F980-C-GM	C8051F980-GMR	C8051F980-C-GMR
C8051F981-GM	C8051F981-C-GM	C8051F981-GMR	C8051F981-C-GMR
C8051F982-GM	C8051F982-C-GM	C8051F982-GMR	C8051F982-C-GMR
C8051F983-GM	C8051F983-C-GM	C8051F983-GMR	C8051F983-C-GMR
C8051F985-GM	C8051F985-C-GM	C8051F985-GMR	C8051F985-C-GMR
C8051F986-GM	C8051F986-C-GM	C8051F986-GMR	C8051F986-C-GMR
C8051F986-GU	C8051F986-C-GU	C8051F986-GUR	C8051F986-C-GUR
C8051F987-GM	C8051F987-C-GM	C8051F987-GMR	C8051F987-C-GMR
C8051F987-GU	C8051F987-C-GU	C8051F987-GUR	C8051F987-C-GUR
C8051F988-GM	C8051F988-C-GM	C8051F988-GMR	C8051F988-C-GMR
C8051F988-GU	C8051F988-C-GU	C8051F988-GUR	C8051F988-C-GUR
C8051F989-GM	C8051F989-C-GM	C8051F989-GMR	C8051F989-C-GMR
C8051F989-GU	C8051F989-C-GU	C8051F989-GUR	C8051F989-C-GUR
C8051F990-GM	C8051F990-C-GM	C8051F990-GMR	C8051F990-C-GMR
C8051F991-GM	C8051F991-C-GM	C8051F991-GMR	C8051F991-C-GMR
C8051F996-GM	C8051F996-C-GM	C8051F996-GMR	C8051F996-C-GMR
C8051F996-GU	C8051F996-C-GU	C8051F996-GUR	C8051F996-C-GUR
C8051F997-GM	C8051F997-C-GM	C8051F997-GMR	C8051F997-C-GMR
C8051F997-GU	C8051F997-C-GU	C8051F997-GUR	C8051F997-C-GUR
C8051F996-GDI	C8051F996-C-GDI		•

Last Date of Unchanged Product: 2/4/2015

### **Qualification Samples:**

Samples are available now. Please contact your Silicon Labs sales representative to order samples. A list of Silicon Labs sales representatives is available at <a href="https://www.silabs.com">www.silabs.com</a>.



Specific conditions of acceptance of this change will be considered on a case by case basis if written notice is submitted within 30 days of this notice. To request further data or inquire about this notification, please contact your local Silicon Labs sales representative. A list of Silicon Labs sales representatives is available at <a href="www.silabs.com">www.silabs.com</a>.

In some cases rejection of a change notice may impact Silicon Labs product pricing, delivery, quality, or reliability.

Customer Early Acceptance Sign Off:

Customers may approve early PCN acceptance by completing the information below:

Early Acceptance:

Name:

Company:

Company:

Email your early Acceptance approval to: <a href="mailto:katherine.haggar@silabs.com">katherine.haggar@silabs.com</a>

Qualification Data:

Qualification data is available in the Appendix.



### **Appendix**

## C8051F98x/9x Rev B and Rev C Qualification Report

2011 001112

SILICON LABS The information contained in this document is PROPRIETARY to Silicon Laboratories, Inc. and shall not be reproduced or used in part or whole without Silicon Laboratories' written consent. The document is uncontrolled if printed or electronically saved.

C8051F98x/9	C8051F98x/9x, Rev B and Rev C, TSMC 0.18um Fabrication						
			Lot ID or	Fail/Pass			
Test Name	Test Condition	Qualification	Start	or End	Notes	Summary	Status
Test Group A - A	ccelerated Environment Stress	Tests - UTACTH - (	SOP - CuPd	Wire			
TZAH	JA110		Q33781	0/27	3, 4		
	100°C, 85%RH	3 lots, N=>25	Q33784	0/27	3, 4	3 lots	Pass
	Vcc=3.6V, 264 hours		Q33769	0/26	3, 4	0/80	
Temp Cycle	JA104		Q33783	0/30	3, 4		
	Cond C: -65°C to 150°C	3 lots, N=>25	Q33780	0/30	3, 4	3 lots	
	500 cycles		Q33767	0/30	3, 4	0/90	Pass
HTSL	JA103		Q33782	0/30	3		
	150°C, 1000hr	3 lots, N=>25	Q33768	0/30	3	3 lots	
			Q33785	0/30	3	0/90	Pass
Test Group A - A	ccelerated Environment Stress	Tests - ASECL-QFN	- CuPd Wire				
			Q33300	0/40	1, 4		
			Q33303	0/40	1, 4		
TZAH	JA110		Q33411	0/40	2, 4		
	100°C, 85%RH	3 lots, N=>25	Q33408	0/40	2, 4	5 lots	Pass
	Vcc=3.6V, 264 hours		Q33138	0/40	2, 4	0/200	
			Q33302	0/40	1, 4		
Temp Cycle	JA104		Q33413	0/40	2, 4		
	Cond C: -65°C to 150°C	3 lots, N=>25	Q33410	0/40	2,4	4 lots	Pass
	500 cycles		Q33337	0/29	2, 4	0/149	
HTSL	JA103		Q33412	0/40	2		
	150°C, 1000hr	3 lots, N=>25	Q33409	0/40	2	3 lots	Pass
			Q33336	0/28	2	0/108	
Test Group A - A	ccelerated Environment Stress	Tests - Unisem - 24	QSOP - Au	Wire			
HAST .	JA110		Q29019	0/79	3, 5		
	130°C, 85%RH	3 lots, N=>25	Q29022	0/77	3, 5	3 lots	Pass
	Vcc=3.6V, 96 hours		Q29163	0/78	3, 5	0/234	
Temp Cycle	JA104		Q29023	0/81	3, 5		
' ′	Cond C: -65°C to 150°C	3 lots, N=>25	Q29162	0/78	3, 5	3 lots	Pass
	500 cycles		Q33524	0/40	3, 5	0/199	
HTSL	JA103		Q29021	0/58	3, 5		
	150°C, 1000hr	3 lots, N=>25	Q29024	0/33	3, 5	3 lots	Pass
		3 .0.0, 14 .20	Q29161	0/46	3, 5	0/137	

# C8051F98x/9x Rev B and Rev C Qualification Report

SILICON LABS.

SILICON LABS The information contained in this document is PROPRIETARY to Silicon Laboratories, Inc. and shall not be reproduced or used in part or whole without Silicon Laboratories' written consent. The document is uncontrolled if printed or electronically saved.

Lot ID or   Fail/Pass							
Test Name	Test Condition	Qualification	Start	or End	Notes	Summary	Status
Test Group A - Ac	celerated Environment Stress	Tests - ASECL-QFN	- Au Wire				
HAST	JA110		Q32603	0/30	2, 4		
	130°C, 85%RH	3 lots, N=>25	Q32600	0/30	2,4	3 lots	Pass
	Vcc=3.6V, 96 hours		Q32607	0/30	2, 4	0/90	
Temp Cycle	JA104		Q32650	0/30	2, 4		
	Cond C: -65°C to 150°C	3 lots, N=>25	Q32602	0/30	2,4	3 lots	Pass
	500 cycles		Q32609	0/30	2, 4	0/90	
HTSL	JA103		Q32604	0/30	2, 4		
	150°C, 1000hr	3 lots, N=>25	Q32601	0/30	2,4	3 lots	Pass
			Q32608	0/30	2, 4	0/90	
Test Group B - Ac	celerated Lifetime Simulation	Tests					
HTOL	JA108		Q27065	0/88	3		
	125°C, Dynamic	3 lots, N=>77	Q28301	0/80	1	3 lots	Pass
	Vcc=3.3V, 1000 hours		Q28955	0/80	1	0/248	
LTOL	JA108						
	-10°C, Dynamic	1 lot, N=>32	Q25548	0/39	2	1 lots	Pass
	Vcc=3.3V, 1000 hours					0/39	
ELFR	JA108		Q27592	0/520	1		
		3 lots, N=>500	Q28218	0/514	1	4 lots	Pass
	125°C, Dynamic		Q28868	0/516	1		
	Vcc=3.3V, 48 hours		Q29440	0/492	1	0/2042	
NVM Endurance,	AEC Q100-005		QQ26230	0/40			
Retention and	25°C	3 lots, N=>38	QQ26233	0/40			Pass
Operating Life			QQ28728	0/156		4 lots	
			QQ28730	0/156		0/392	
NVM Endurance,	AEC Q100-005		QQ26231	0/40			
Retention and	125°C	3 lots, N=>39	QQ26232	0/40			Pass
Operating Life			QQ28727	0/126		4 lots	
			QQ28729	0/126		0/332	

## C8051F98x/9x Rev B and Rev C Qualification Report

SILICON LABS The information contained in this document is PROPRIETARY to Silicon Laboratories, Inc. and shall not be reproduced or used in part or whole without Silicon Laboratories' written consent. The document is uncontrolled if printed or electronically saved.

C8051F98x/9x, Rev B and Rev C, TSMC 0.18um Fabrication							
Test Name	Test Condition	Qualification	Lot ID or Start	Fail/Pass or End	Notes	Summary	Status
Test Group D - Die Fa	abrication Reliability Tests	5					
Electromigration	ASTM F1260-96	30 samples per	Q92446	0/30			
		structure	Q92447	0/30		3 lots	Pass
			Q92448	0/30		0/90	
Time Dependent	Foundry proprietary	2 structures *	Q92446	0/260			
Dielectric	qualification spec	260 samples	Q92447	0/260		3 lots	Pass
Breakdown			Q92448	0/260		0/780	
Hot Carrier Injection	Foundry proprietary	10 DUTs	Q92446	0/10			
	qualification spec		Q92447	0/10		3 lots	Pass
			Q92448	0/10		0/30	
Negative Bias	Foundry proprietary	10 transistors	Q92446	0/10			
Temperature	qualification spec	per stucture	Q92447	0/10		3 lots	Pass
Instability			Q92448	0/10		0/30	
Test Group E - Electr	ical Verification						
ESD-HBM	JA114						
		1 lot, N=>3	Q33027	±2.5kV	1		Pass
ESD-MM	JA115						
		1 lot, N=>3	Q33025	±250V	1		Pass
ESD-CDM	JC101		Q33026	±2KV	2		
		1 lot, N=>3	Q33238	±2KV	1		Pass
			Q34029	±2KV	3		
Latch Up	JESD78 ±200mA	1 lot, N=>6	Q33029	85°C	2		Pass
Luccii op	Overvoltage = 3.6V	1 (00) 14 70	Q33029 Q33028	25°C	2		. 455

#### Notes:

- 1 20 QFN- 3x3
- 2 24-TQFN-4X4-LF
- 3 24 QSOP
- 4 Preceeded by MSL1, 260°C Preconditioning
- 5 Preceeded by MSL2, 260°C Preconditioning

## C8051F98x/9x Rev B and Rev C Qualification Report

SILICON LABS The information contained in this document is PROPRIETARY to Silicon Laboratories, Inc. and shall not be reproduced or used in part or whole without Silicon Laboratories' written consent. The document is uncontrolled if printed or electronically saved.

C8051F98x/9x, Rev B and Rev C, TSMC 0.18um Fabrication							
	Lot ID or   Fail/Pass						
Test Name	Test Condition	Qualification	Start	or End	Notes	Summary	Status

	The qualification data a	pplies to the following part n	umbers:
C8051F980-GM	C8051F986-GM	C8051F988-GU	C8051F996-GM
C8051F981-GM	C8051F986-GU	C8051F989-GM	C8051F996-GU
C8051F982-GM	C8051F987-GM	C8051F989-GU	C8051F997-GM
C8051F983-GM	C8051F987-GU	C8051F990-GM	C8051F997-GU
C8051F985-GM	C8051F988-GM	C8051F991-GM	C8051F996-GDI
C8051F980-C-GM	C8051F986-C-GM	C8051F988-C-GU	C8051F996-C-GM
C8051F981-C-GM	C8051F986-C-GU	C8051F989-C-GM	C8051F996-C-GU
C8051F982-C-GM	C8051F987-C-GM	C8051F989-C-GU	C8051F997-C-GM
C8051F983-C-GM	C8051F987-C-GU	C8051F990-C-GM	C8051F997-C-GU
C8051F985-C-GM	C8051F988-C-GM	C8051F991-C-GM	C8051F996-C-GDI